

WHAT IS CLAIMED IS:

1. An image processing circuit driven by a clock signal for processing data expressed by a plurality of bits, comprising:

5 a level determining section for determining whether or not a value of input data is smaller than a preset value; and

10 a clock control section for supplying a clock signal that makes a bit corresponding to the preset value active, when said level determining section determines that the value of the input data is not smaller than the preset value and interrupting supply of a clock signal that makes a bit corresponding to the preset value active, when said level determining
15 section determines that the value of the input data is smaller than the preset value.

20 2. The image processing circuit according to claim 1, wherein said level determining section delays the result of determination by preset delay time from when values of successively input data items are changed from a value which is not smaller than the preset value to a value which is smaller than the preset value until the preset delay time has elapsed in
25 a case where the values of the successively input data items are changed from the value which is not smaller than the preset value to the value which is smaller than the preset value.

05725686-040501

3. The image processing circuit according to claim 2, wherein the delay time is image processing time from when data is input to the image processing circuit until the data is output therefrom.

5 4. The image processing circuit according to claim 1, wherein said level determining section compares a value of input data with threshold values which are respectively set for a plurality of clock signals that make the bits active, and determines
10 whether or not the value of the input data is smaller than the threshold values, and said clock control section divides a reference clock signal into a plurality of clock signals that make the bits active, supplies the clock signal corresponding to the
15 threshold value if the value of the input data is not smaller than the threshold value and interrupts supply of the clock signal corresponding to the threshold value if the value of the input data is smaller than the threshold value based on the result of
20 determination by said level determining section for comparing the value of the input data with the threshold values respectively set for the divided clock signals.

 5. The image processing circuit according to
25 claim 4, wherein said level determining section outputs an interruption signal for interrupting the clock signal corresponding to the threshold value when

09725686-040501

the value of the input data is smaller than the threshold value, and said clock control section divides a reference clock signal into a plurality of clock signals that make the bits active, and interrupts supply of the clock signals according to an interruption signal from said level determining section.

6. The image processing circuit according to claim 5, wherein said level determining section outputs an interruption signal for the clock signal corresponding to the threshold value after delaying the interruption signal by preset delay time from when values of successively input data items are changed from a value which is not smaller than the threshold value to a value which is smaller than the threshold value until the preset delay time has elapsed in a case where the values of the successively input data items are changed from the value which is not smaller than the threshold value to the value which is smaller than the threshold value.

7. An image processing apparatus including an image processing circuit driven by a clock signal for processing image data expressed by a plurality of bits, comprising:

a level determining section for determining whether or not a density value of image data input to the image processing circuit is smaller than a preset

density value; and

5 a clock control section for supplying a clock
signal that makes a bit corresponding to the preset
density value active, when said level determining
section determines that the density value of the input
image data is not smaller than the preset density value
and interrupting supply of a clock signal that makes a
bit corresponding to the preset density value active,
when said level determining section determines that the
10 density value of the input image data is smaller than
the preset density value.

8. The image processing apparatus according to
claim 7, wherein said level determining section delays
the result of determination by preset delay time from
15 when density values of successively input image data
items are changed from a value which is not smaller
than the preset density value to a value which is
smaller than the preset density value until the preset
delay time has elapsed in a case where the density
20 values of the successively input image data items are
changed from the value which is not smaller than the
preset density value to the value which is smaller than
the preset density value.

9. The image processing apparatus according to
25 claim 7, wherein said level determining section
compares a density value of input image data with
threshold values which are respectively set for

09725686-040501

a plurality of clock signals that make the bits active,
and determines whether or not the density value of the
input image data is smaller than the threshold values,
and said clock control section divides a reference
5 clock signal into a plurality of clock signals used for
the bits, supplies the clock signal corresponding to
the threshold value if the density value of the input
image data is not smaller than the threshold value and
interrupts supply of the clock signal corresponding to
10 the threshold value if the density value of the input
image data is smaller than the threshold value based on
the result of determination by said level determining
section for comparing the density value of the input
image data with the threshold values respectively set
15 for the divided clock signals.

10. The image processing apparatus according to
claim 9, wherein said level determining section outputs
an interruption signal for interrupting the clock
signal corresponding to the threshold value when the
20 density value of the input image data is smaller than
the threshold value, and said clock control section
divides a reference clock signal into a plurality
of clock signals that make the bits active, and
interrupts supply of the clock signals according to
25 an interruption signal from said level determining
section.

11. The image processing apparatus according to

00725686-040501

claim 10, wherein said level determining section
outputs an interruption signal for the clock signal
corresponding to the threshold value after delaying the
interruption signal by preset delay time from when
5 density values of successively input image data items
are changed from a value which is not smaller than the
threshold value to a value which is smaller than the
threshold value until the preset delay time has elapsed
in a case where the density values of the successively
10 input image data items are changed from the value which
is not smaller than the threshold value to the value
which is smaller than the threshold value.

12. A control method for controlling an image
processing circuit driven by a clock signal for
15 processing data expressed by a plurality of bits,
comprising:

a first step of determining whether or not a value
of input data is smaller than a preset value; and

a second step of supplying a clock signal that
20 makes a bit corresponding to the preset value active,
when it is determined in said first step that the value
of the input data is not smaller than the preset value
and interrupting supply of a clock signal that make a
bit corresponding to the preset value active, when it
25 is determined in said first step that the value of the
input data is smaller than the preset value.

13. The control method for the image processing

09725686-040501
T05040-98952460

circuit according to claim 12, wherein said first step includes a step of delaying the result of determination by preset delay time from when values of successively input data items are changed from a value which is not
5 smaller than the preset value to a value which is smaller than the preset value until the preset delay time has elapsed in a case where the values of the successively input data items are changed from the value which is not smaller than the preset value to the
10 value which is smaller than the preset value.

14. The control method for the image processing circuit according to claim 12, wherein said first step includes a step of comparing a value of input data with threshold values which are respectively set for
15 a plurality of clock signals that make the bits active, and determining whether or not the value of the input data is smaller than the threshold values, and said second step includes a step of dividing a reference clock signal into a plurality of clock signals that
20 make the bits active, supplying the clock signal corresponding to the threshold value if the value of the input data is not smaller than the threshold value and interrupting supply of the clock signal corresponding to the threshold value if the value of
25 the input data is smaller than the threshold value based on the result of determination in said first step of comparing the value of the input data with

09725686 "040504
T05040 98952750

the threshold values respectively set for the divided clock signals.

15. The control method for the image processing circuit according to claim 14, wherein said first step
5 includes a step of outputting an interruption signal for interrupting the clock signal corresponding to the threshold value when the value of the input data is smaller than the threshold value, and said second step includes a step of dividing a reference clock signal
10 into a plurality of clock signals that make the bits active, and interrupting supply of the clock signals according to the interruption signal.

16. The control method for the image processing circuit according to claim 15, wherein said first step
15 includes a step of outputting an interruption signal for the clock signal corresponding to the threshold value after delaying the interruption signal by preset delay time from when values of successively input data items are changed from a value which is not smaller
20 than the threshold value to a value which is smaller than the threshold value until the preset delay time has elapsed in a case where the values of the successively input data items are changed from the value which is not smaller than the threshold value to
25 the value which is smaller than the threshold value.

09725686.040501